

Scalable and Energy-Efficient SIMT Systems for Deep Learning and Data Center Microservices

Mahmoud Khairy PhD Candidate – Final Examination

abdallm@purdue.edu https://mkhairy.github.io/



6/1/2022


Agenda

- Motivation and Thesis Summery (5 mins)
- LADM: Transparent Multi-GPU Scaling (7 mins)
- Accel-Sim: An Extensible GPU simulation framework (5 mins)
- RPU: A SIMT System for Data Center Microservices (25 mins)
 - Overview & Key Observations
 - RPU Hardware & Software Stack
 - Experimental Setup & Results
- Conclusions & Future Work (3 mins)
- Q&A (15+ mins)


nins) Framework (5 mins) Diservices (25 mins)

Growth of Hyperscale Data Centers

- The growth of hyperscale data centers has steadily increased in the last decade
- The next era of IoT and AI
- Challenges:
 - Slowing growth of Moore's law
 - High power consumption
 - Large carbon footprint
 - By 2030, the data centers will consume 10% of the total electricity demand




Datacenter Power Breakdown



Datacenter Power Breakdown (from Google)

30% of datacenter power is consumed in CPU's instruction supply (frontend & OoO)

Barroso, Luiz André, and Urs Hölzle. "The datacenter as a computer: An introduction to the design of warehouse-scale machines." Synthesis lectures on computer architecture. 2018
 Haj-Yihia, Jawad, et al. "Fine-grain power breakdown of modern out-of-order cores and its implications on skylake-based systems." ACM TACO 2016
 Powell, Michael D., et al. "CAMP: A technique to estimate per-structure power at run-time using a few simple parameters." HPCA 2009





CPU Power Breakdown (Intel Skylake)

Datacenter Paradigm Shifts (HW-SW Codesign)

Software

Hardware






VCU


Accelerators

.


Datacenter Paradigm Shifts (HW-SW Codesign)









Hardware





Accelerators

My Ph.D. Thesis Contributions



Accurate and Extensible Simulator \rightarrow Accel-Sim [ISCA'20] [SIGMETRICS'18]


Energy-Efficient uService Processing \rightarrow RPU [under review]

Accelerators

Thesis Statement (Verbatim)

- SIMT-based accelerators, like GPUs and my proposed RPUs, are promising solutions to achieve significant <u>energy efficiency</u> while still preserving <u>programmability</u> in the twilight of Moore's Law.
- I propose three approaches to build next-generation scalable and energy-efficient SIMT systems:
 - (1) <u>Detect and optimize for each type of locality</u> exist in the DL and HPC workloads to overcome NUMA effects,
 - (2) <u>Exploit microservices execution similarity and eliminate redundancy</u> to improve data center energy efficiency, and
 - (3) <u>Build extensible and validated SIMT simulation tools</u> to keep-up with industrial changes.

My Ph.D. Thesis Contributions




Accurate and Extensible Simulator → Accel-Sim [ISCA'20] [SIGMETRICS'18]

Accelerators

Single Instruction Multiple Thread (SIMT)

• GPGPU Programming Model

- Single Program Multiple Data
- Express parallelism in terms of finegrain hierarchal threads




• GPU Hardware:

• Aggregate every 32/64 threads in a *warp*

ر را را را را را را را را را را


Warp of Threads

• SIMT = One Instruction, Multiple Threads



GPU Performance Scalability is at Risk


Scalable GPGPU Workloads




Number of Streaming Multiprocessors (SMs)

Scaling all the GPU resources: Increasing SMs, memory bandwidth and interconnection bandwidth.

Hierarchical Multi-GPU Multi-Chiplet




Arunkumar, et al. "MCM-GPU: Multi-chip-module GPUs for continued performance scalability" ISCA 2017 Milic, et al. "Beyond the socket: NUMA-aware GPUs." MICRO 2017 Ren, Xiaowei, et al. "Hmg: Extending cache coherence protocols across modern hierarchical multi-gpu systems." HPCA 2020



Arunkumar, et al. "MCM-GPU: Multi-chip-module GPUs for continued performance scalability" ISCA 2017 Milic, et al. "Beyond the socket: NUMA-aware GPUs." MICRO 2017 Ren, Xiaowei, et al. "Hmg: Extending cache coherence protocols across modern hierarchical multi-gpu systems." HPCA 2020

Hierarchical Multi-GPU Multi-Chiplet




Arunkumar, et al. "MCM-GPU: Multi-chip-module GPUs for continued performance scalability" ISCA 2017 Milic, et al. "Beyond the socket: NUMA-aware GPUs." MICRO 2017 Ren, Xiaowei, et al. "Hmg: Extending cache coherence protocols across modern hierarchical multi-gpu systems." HPCA 2020

Non-Uniform Memory Access (NUMA)


NUMA-GPU is already out there

Socket-based Multi-GPU:




Nvidia DGX server Nvlink (4-16 GPUs)


Multi-Chiplet GPU:




Nvidia Ampere (2 virtual GPU clusters)




AMD GPU server Infinity link (4-8 GPUs)




AMD Instinct MI200



Intel Xe GPU server Xe link (6 GPUs)




Intel Ponte Vecchio (8 tiles per GPU)




Apple M1 Ultra

Monolithic GPU Chip (256 SMs + 2.8 TB/sec BW)




4 GPUs with each of (64 SMs + 700 GB/sec BW)




Monolithic Ideal Performance

witch	Switch	Ring	Ring
180	360	1400	2800








Cost Effective

Very Expensive

NUMA Impact: Decreased Energy Efficiency (Perf/Watt)

- Energy cost per task could double
- 50% of the future GPU power is anticipated to be consumed on off-chiplet traffic

2.2 2 1.8 1.6 1.4 1.2 0.8




Traditional NUMA Solutions



Zheng et al, "Towards High Performance Paged Memory for GPUs", HPCA'16 Young et al., "Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems", MICRO'18

Reactive Solutions: First-touch page placement Page migration/duplication Work redistribution

Traditional NUMA Solutions



Substantial Overhead


Reactive Solutions: Page migration/duplication

Limited GPU Memory capacity Work redistribution

First-touch page placement > PCIe bottleneck, No Context Switching support ➡ Massive threads' context


Zheng et al, "Towards High Performance Paged Memory for GPUs", HPCA'16 Young et al., "Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems", MICRO'18

Traditional NUMA Solutions



Zheng et al, "Towards High Performance Paged Memory for GPUs", HPCA'16 Young et al., "Combining HW/SW Mechanisms to Improve NUMA Performance of Multi-GPU Systems", MICRO'18

GPU vs CPU Programming Model



GPU hierarchical fine-grain threads

+ Scheduling at thread-block level
+ Expressive Thread IDs
+ Low work/spatial locality per thread

Spatial locality

CPU Thread 1


CPU Thread 2

CPU Thread 3

CPU Thread 4

CPU flat coarse-grain threads

GPU vs CPU Programming Model



(bid.x, bid.y)

GPU hierarchical fine-grain threads


+ Scheduling at thread-block level + Expressive Thread IDs + Low work/spatial locality per thread **Spatial locality**

CPU Thread 1

CDII Thrand 3

CPU flat coarse-grain threads

Locality-Aware Data Management (LADM)




LADM [MICRO'20]

- **Key Idea:** LADM exploits a *threadblock-centric index analysis* to optimize runtime threadblock scheduling, data placement and cache policy.
- Key Results: LADM decreases inter-GPU memory traffic by 4x and comes within 83% of ideal monolithic performance while using limited and cheap interconnect technology.

More details can be found in the thesis & our MICRO'20 paper

Architecture Simulators

- Simulation is commonly used to estimate the effectiveness of a new architectural design idea.
- The simulation tools used by industry are often not released for open use.



Industrial Designs/ Simulators

Architecture Simulators

 Simulation is commonly used to estimate the effectiveness of a new architectural design idea.

 The simulati open use.

Research cannot look ahead, if its baseline assumptions are too far behind




Incorrect baseline assumptions

 \rightarrow unrealistic issues or incorrect conclusions (




ed for

Industrial Designs/ Simulators




We show here an example of Nvidia GPU. Similar trend was observed for other GPU vendors.



We show here an example of Nvidia GPU. Similar trend was observed for other GPU vendors.

Accel-Sim [*ISCA'20*]


 Accel-Sim introduces a simulation framework to help solve the problem of keeping simulators up-to-date with contemporary designs.



 Key Results: Modeling and validating against five generations of NVIDIA GPUs ranging from Kepler to Ampere with correlation > 0.97 in all instances.



Accel-Sim Popularity/Impact





- The most widely used GPU simulator by the research community since its release
- Usage beyond academia: Sandia National Labs, LLNL, some industrial companies & startups (e.g. Rivos startup among others)

GPU simulator usage

GPU simulator usage in the top architecture conferences (MICRO, ISCA, HPCA, ASPLOS) since June 2019

My Ph.D. Thesis Contributions





Efficient uService Processing \rightarrow RPU [under review]


Accelerators

Request Processing Unit (RPU): Single Instruction Multiple Request Processing for Energy-Efficient Data Center Microservices

[under review at a top tier conference]

<u>Mahmoud Khairy</u>, Ahmad Alawneh, Aaron Barnes, and Timothy G. Rogers Purdue University

Recall: Datacenter Power Breakdown




Datacenter Power Breakdown (from Google)

30% of datacenter power is consumed in CPU's instruction supply (frontend & OoO)

[1] Barroso, Luiz André, and Urs Hölzle. "The datacenter as a computer: An introduction to the design of warehouse-scale machines." Synthesis lectures on computer architecture. 2018 [2] Haj-Yihia, Jawad, et al. "Fine-grain power breakdown of modern out-of-order cores and its implications on skylake-based systems." ACM TACO 2016 [3] Powell, Michael D., et al. "CAMP: A technique to estimate per-structure power at run-time using a few simple parameters." HPCA 2009

CPU Power Breakdown (Intel Skylake)



Key Observation#1: Single Program Multiple Data (SPMD) are abundant in the cloud, either in private or public datacenters

Server Workloads on GPU's SIMT

MemcachedGPU: Scaling-up Scale-out Key-value Stores

Tayler H. Hetherington The University of British Columbia taylerh@ece.ubc.ca

Mike O'Connor **NVIDIA & UT-Austin** moconnor@nvidia.com

Tor M. Aamodt The University of British Columbia aamodt@ece.ubc.ca

Sandeep R Agrawal

Duke University sandeep@cs.duke.edu

John Tran **NVIDIA** johntran@nvidia.com

Memcached on GPU [SoCC'2015]

- Key Idea: batch requests and run on GPU's SIMT
- **Advantages**: Significant Energy Efficiency (throughput/watts) vs CPU \bullet
- Drawbacks: \bullet
 - (1) Hindering Programmability (C++/PHP vs CUDA)
 - (2) Limited System Calls Support (CPU-GPU communication) \bullet
 - (3) High service latency \bullet
 - In Rhythm [ASPLOS'14], GPU TITANX reports 6000X slower latency than CPU •
 - In MemcachedGPU [SoCC'15], GPU was 10X slower than CPU ullet

Rhythm: Harnessing Data Parallel Hardware for Server Workloads

Valentin Pistol Duke University pistol@cs.duke.edu

David Tarjan* **NVIDIA**

Jun Pang

Duke University pangjun@cs.duke.edu

Alvin R Lebeck Duke University alvy@cs.duke.edu

SPEC-web on GPU [ASPLOS'2014]


"Slower but energy-efficient wimpy cores only win for general data center workloads if their singlecore speed is reasonably close to that of mid-range brawny cores"

Hölzle, Urs. "Brawny cores still beat wimpy cores, most of the time." IEEE MICRO 2010



Urs Hölzle Google SVP

Off-Chip BW Scaling



Key Observation #2: There is available headroom to increase on-chip throughput (thread count) in the foreseeable future.

How to increase on-chip throughput of CPU?

- Direction#1 (industry standard): Add more Chiplets + Cores + SMT 1
- Direction#2 (this work): Move to SIMT
 - More energy efficient (throughput/watts)
 - Cost-effective (throughput/area)
 - Better scalability






"Let's Bring the SIMT efficiency to the CPU world!"

SIMT Efficiency

CPU Multi-Core with Simultaneous Multi-Threading




RPU Overview



Client Requests (HTTP/RPC calls)

Batch Similar Requests (e.g. per API)



RPU Core

CPU vs GPU vs RPU

Metric	CPU	GPU	RPU
Core model	000	In-Order	000
Freq	High	Moderate	High
Programming	General-Purpose	CUDA/OpenCL	General-Purpose
ISA	x86/ARM	HSAIL/PTX	x86/ARM
System Calls Support	Yes	No	Yes
Thread grain	Coarse grain	Fine grain	Coarse grain
TLP per core	Low (1-8)	Massive (2K)	Moderate (8-32)
Thread model	SMT	SIMT	SIMT
Consistency	Variant	Weak+NMCA*	Weak+NMCA*
Coherence	Complex	Relaxed Simple	Relaxed Simple
Interconnect	Mesh/Ring	Crossbar	Crossbar

*NMCA: non-multi copy atomicity

Ren, Xiaowei, et al. "HMG: Extending cache coherence protocols across modern hierarchical multi-gpu systems." HPCA 2020 Hechtman, Blake A., et al. "QuickRelease: A throughput-oriented approach to release consistency on GPUs." HPCA 2014

The RPU takes advantage of the latency optimizations and programmability of the CPU

& SIMT efficiency and memory model scalability of the GPU

RPU Executive Summary


- *Request Similarity* is abundant in the data center.
- We start with OoO CPU design and then turns it to SIMT execution to maximize chip utilization and exploit the similarity.
- We co-design the software stack to support *batching* and awareness of SIMT execution.

Deep Dive into RPU's Challenges

- Control Divergence
 - Control divergence wit high latency branch


- Memory Divergence
 - Cache Contention & Bank Conflicts

- Higher instruction execution & L1 hit latency
 - Due to larger execution units & cache resources at the backend



ncy ces at the backend

HW/SW Stack




Multi Core CPU

CUDA compiler CUDA compiler Nvidia Triton HTTP server CUDA runtime/libs (cudalib, tensorRT, ..) OS (I/Os management) CUDA driver (VM/thread management) GPU Hardware

CPU SW Stack


GPU SW Stack

→ For RPU, we keep the SW programming interface as in the CPU
 → RPU is binary backward compatible with CPU webservices.
 → Some VM&process management system calls are reimplemented in the RPU driver to be batch-aware



RPU SW Stack

HW/SW Stack




Multi Core CPU

CUDA compiler CUDA compiler Nvidia Triton HTTP server CUDA runtime/libs (cudalib, tensorRT, ..) OS (I/Os management) CUDA driver (VM/thread management) GPU Hardware

CPU SW Stack


GPU SW Stack

→ For RPU, we keep the SW programming interface as in the CPU
 → RPU is binary backward compatible with CPU webservices.
 → Some VM&process management system calls are reimplemented in the RPU driver to be batch-aware




RPU SW Stack

SIMT Control Efficiency




Notes: (1) Batch Size = 32, (2) System Calls are not included, (3) SIMT Eff = scalar-instructions / (batch-instructions * batchsize), (4) fine-grain locking are assumed

SIMT Control Efficiency (Optimized)



Microservices

System-Level RPU Batching



Key Observation: Batching is heavily employed in the data center (DL inference, Memcached, ...) \rightarrow Instead of batching individual microservices, we propose batching in all microservices in the graph

HW/SW Stack

Webservice (C++, PHP, ...) ARM/x86 compiler HTTP server Runtime/libs (pthread, cstdlib, ..) OS (Process, VM, I/Os)

Multi Core CPU

CUDA compiler CUDA compiler Nvidia Triton HTTP server CUDA runtime/libs (cudalib, tensorRT, ..) OS (I/Os management) CUDA driver (VM/thread management)

GPU Hardware

CPU SW Stack

GPU SW Stack

Webservice (C++, PHP, ...)

ARM/x86 compiler

Batch-aware HTTP server

Runtime/libs (pthread, cstdlib, ..)

OS

(I/Os management)


RPU driver

(VM/thread management)

RPU Hardware

RPU SW Stack


RPU HW



Control Divergence Handling

1.// BBA Basic Block "A" 2. if (x > 0)3. { //BBB 4. 5. } 6. else 7. { //BBC 8. 9. } 10.//BBD

Divergent code example



Control Flow with Active Mask


Serialize divergent paths

PC	RPC	Active Mask
D	•••	1111
С	D	0011
В	D	1100

HW SIMT stack after line#2

System-Level Batch Splitting

1. F	Procedure get_user(int userid)	
2.	/* first try the cache */	
3.	data = memcached_fetch("userrow:" + userid)	
4.	if not data /* SIMT Divergence*/	
5.	/* not found : request database */	
6.	data = db_select("SELECT * FROM users WHERE userid = ?", userid)	Split
7.	/* then store in cache until next get */	
8.	memcached_add("userrow:" + userid, data)	
9.	end /* SIMT Reconvergence Point*/	
10.	return data	




56

Deep Dive into RPU's Challenges

- Control Divergence
 - Control divergence wit high latency branch


- Memory Divergence
 - Cache Contention & Bank Conflicts

- Higher instruction execution & L1 hit latency
 - More execution units & cache resources at the backend





n<mark>cy</mark> ne backend

Memory Coalescing Optimizations




Stack segment coalescing with data interleaving





HW memory coalescing unit (MCU) for Heap & Data segments 58


Traffic Reduction




 \rightarrow 4x traffic reduction compared to CPU

CPU Traffic

Batch Size Tuning to Alleviate Cache Contention



Batch Size Tuning to Alleviate Cache Contention




SIMT-Agnostic Memory Allocator

1. Microservice ()		As
2. //Create a private temporary array in the	<i>temp</i> arra	y a
3. // heap segment	ТО	
<pre>4. int* temp = new int[n];</pre>	0xf67460 <mark>(</mark>	0
5		
6. for(int i=0; i <n; i++)<="" th=""><th>L1 cache</th><th></th></n;>	L1 cache	
7. temp[i] = i; //Write to the temp	banks	
8		
9. for(int i=0; i <n; i++)<="" td=""><td></td><td></td></n;>		
10. sum += temp[i]; //Read from the temp	C+	╺╶╋╸┊
11		

ssume data are interleaved every 32B

address




Severe Bank Conflicts

SIMT-Agnostic Memory Allocator

SIMT-Aware Memory Allocator

1. Microservice ()		As
 //Create a private temporary array in the // heap segment int* temp = new int[n]; 	T0 0xf67460 <u>0</u> 0	C
 6. for(int i=0; i<n; i++)<="" li=""> 7. temp[i] = i; //Write to the temp </n;>	L1 cache banks	
<pre>8 9. for(int i=0; i<n; +="temp[i];" 10.="" 11<="" from="" i++)="" pre="" read="" sum="" temp="" the=""></n;></pre>		C+ →

ssume data are interleaved every 32B




- + SIMT-Aware Memory Allocator
- ensures start_address%(n*tid) = 0

Evaluation

- Analytical Model
- Simulation-based evaluation
 - Chip-level evaluation
 - System-level evaluation

Energy Efficiency of CPU vs RPU (Analytical Model)




 \rightarrow an anticipated 2-5x energy efficiency gain can be achieved with RPU vs CPU

Amortized *factors = 50-80%*

data locality ratio =75%

Experimental Setup

Dynamic Instrumentation



Workloads: Social Network Microservices Microsuite [IISWC 2018], DeathStarBench [ASPLOS 2020] and In-house benchmarks Libraries: c++ stdlib, Intel MKL, OpenSSL, FLANN, Pthread, zlib, protobuf, gRPC and MLPack, ...


Khairy, Mahmoud, et al. "Accel-Sim: An extensible simulation framework for validated GPU modeling." ISCA 2020 Zhang, Yangi, Yu Gan, and Christina Delimitrou. "ugSim: Scalable and Validated Simulation of Cloud Microservices." ISPASS 2019 Alawneh, Ahmad, et al. "A SIMT Analyzer for Multi-Threaded CPU Applications." ISPASS 2022 Sriraman, Akshitha, and Thomas F. Wenisch. "µ suite: a benchmark suite for microservices." IISWC 2018 Gan, Yu, et al. "An open-source benchmark suite for microservices and their hardware-software implications for cloud & edge systems." ASPLOS 2019

Simulation Configuration


- Baseline: Single threaded CPU and SMT8 CPU
- RPU: SIMT-32 (1 batch)
- We ensure both CPU and RPU have the same pipeline configuration, frequency, and memory resources/thread for SMT8 and our RPU
- CPU & RPU are TDP equivalent at the same technology node

Table 4.4. CPU vs RPU Simulated Configuration			
Metric	CPU	CPU SMT	RPU
Core	8-wide	8-wide	8-wide
Pipeline	128-entry OoO	128-entry OoO	128-entry OoO
Freq	2.5 GHZ	2.5 GHZ	2.5 GHZ
#Cores	98	80	20
Threads/core	1	SMT-8	SIMT-32 (1 batch)
Total Threads	98	640	640
#Lanes	1	1	8
Max IPC/core	8	8	64 (issue x lanes)
ALU/Bra Exec Lat	1-cycle	1-cycle	4-cycle
L1 Inst/core	64KB	64KB	64KB
Reg File/core	2KB	16KB	64KB
	64KB, 8-way,	64KB, 8-way,	256KB, 8-way,
L1 Cache	3 cycles, 1-bank	3 cycles, 8-banks	8 cycles, 8-banks
	32B/cycle	256BB/cycle	256B/cycle
L2 Cache	512KB, 8-way,	512KB, 8-way,	2MB, 8-way,
L2 Cache	12 cycles, 1-bank	12-cycles, 2-banks	20 cycles, 2-banks
DRAM	8x DDR5-3200,	10x DDR5-7200,	10x DDR5-7200,
DIGAM	200 GB/sec	576 GB/sec	576 GB/sec
Interconnect	9x9 Mesh	11x11 Mesh	40x40 Crossbar
OoO entries/thread	128, 8-wide	16, 1-wide	128, 8-wide
L1 capacity/thread	64KB	8KB	8KB
L1B/cycle/thread	32B/cycle	32B/cycle	8B/cycle
memBW/thread	2 GB/sec	0.9 GB/sec	0.9 GB/sec

Chip-level Results (Accel-Sim Simulation)



Chip-level Results (Accel-Sim Simulation)



TPU vs GPU vs Cerebras vs Graphcore: A Fair Comparison between ML Hardware



Mahmoud Khairy Jul 23, 2020 · 29 min read

An Academic's Attempt to Clear the Fog of the Machine Learning Accelerator War

by Tim Rogers and Mahmoud Khairy on Aug 10, 2021 | Tags: Accelerators, Benchmarks, Machine Learning, Systems

https://khairy2011.medium.com/tpu-vs-gpu-vs-cerebras-vs-graphcore-a-fair-comparison-between-ml-hardware-3f5a19d89e38 https://www.sigarch.org/an-academics-attempt-to-clear-the-fog-of-the-machine-learning-accelerator-war/



ML Hardware Startup Explosion

- 1.2B investment in 2017
- AI chip market is anticipated to be 90B in 2025 (train + inference)





How to Fairly Evaluate Existing Solutions?

- MLPerf only shows training time (i.e. performance), which is tricky!
- Proposed Solution:
 - Apples-to-apples comparison
 - Focusing on efficiency metrics
 - Performance per Dollar per Watt per Unit
 - Trying to reduce the batch size effect
 - Design philosophy (Data vs Model parallelism)

formance), which is tricky! MLPerf

Read More Details in the Article

TPU vs GPU vs Cerebras vs Graphcore: A Fair Comparison between ML Hardware



Mahmoud Khairy Jul 23, 2020 · 29 min read

https://khairy2011.medium.com/tpu-vs-gpu-vs-cerebras-vs-graphcore-a-fair-comparison-between-ml-hardware-3f5a19d89e38



Recognitions & Acknowledgements



David PATTERSON

Nice article!



Andrew Feldman @andrewdfeldman



Karl Freund • 1st Founder and Principal Analyst at Cambrian-AI Research LLC 7mo • 🕟

Mahmoud Khairy has updated his article on #Google #TPU vs #NVIDIA A100 vs Cerebras vs #Graphcore to reflect the latest data. Nice tutorial!



Mike Mantor · 1st **Corporate Fellow**

Purdue Researchers Peer into the 'Fog of the Machine Learning Accelerator War'

By John Russell



Mohamed Fouda • 1st Researcher, Engineer and Entrepreneur. Cofounder of 3E8, Inc. 6mo • 🔇

An amazing article from Mahmoud Khairy comparing GPUs, TPUs and challenging electronic Al accelerator chips.



in the World and the People Who Run Then




Morgan Lewis



Sutter Hill Ventures

An exceptional paper by **@PurdueEngineers** Researchers looking at approaches to **#ML**. They



Purdue Researchers Peer into the 'Fog of the Machine Learning Accelerator War'



Emad Barsoum @EmadBarsoumPi · Sep 28 Great work from Purdue!!! #Purdue #ai #hw #DeepLearning #ML

(3000

SIGARCH @sigarch · Aug 10 Tim Rogers & Mahmoud Khairy give a data-driven survey of the industrial war between machine learning accelerators.





Other Publications

- Vijay Kandiah, Scott Peverelle, Mahmoud Khairy, Amogh Manjunath, Junrui Pan, Timothy G. Rogers, Tor Aamodt, Nikos Hardavellas "AccelWattch: A Power Modeling Framework for Modern GPUs." MICRO 2021
- Cesar Avalos, **Mahmoud Khairy**, Roland N. Green, Mathias Payer, Timothy G. Rogers. "Principal Kernel Analysis: A Tractable Methodology to Simulate Scaled GPU Workloads." MICRO 2021
- Jain Akshay*, Mahmoud Khairy*, Timothy G. Rogers, *First Coauthors "A Quantitative Evaluation of Contemporary GPU Simulation Methodology." SIGMETRICS 2018
-

Conclusions

- SIMT-based accelerators, like GPUs and RPUs, are promising solutions to achieve significant *energy efficiency* in the data centers while still preserving programmability.
- Challenges:
 - (1) How to overcome the non-uniform memory access overhead for nextgeneration multi-chiplet GPUs in the era of ML-driven workloads?
 - (2) How to improve the energy efficiency of data center's CPUs in the light of microservices evolution?
- Moving forward, studying the feasibility of RPU architecture and prototyping is an important area of research.



Tim Rogers





Mengchi Zhang Aaron Barnes

Akshay Jain



Tsung Tai












Cesar Avalos Ahmad_Alawneh

Ni Kang

Junrui Pan

Fanjia Shen



Accelerator Architecture Lab at Purdue







Yechen Liu

Roland Green Christin Bose



Vadim

Nikiforov




Zhesheng Shen




Abhishek Bhaumick

Thank You! Q&A?



Hardware



Accelerators